



IC Knowledge LLC, PO Box 20, Georgetown, MA 01833

[www.icknowledge.com](http://www.icknowledge.com)

Ph: (978) 352 – 7610, Fx: (978) 352 – 3870



Linx Consulting, PO Box 384, Mendon, MA 01756-0384

[www.linxconsulting.com](http://www.linxconsulting.com)

Ph: (617) 273 - 8837

### **A Strategic Forecast of the Semiconductor Industry Slide List**

This report is now complete and available for purchase as a complete report or chapter by chapter. The report is delivered as Power Point presentations with all of the graphs as embedded spreadsheets so that the user can click on the graphs and see the underlying data. The following is a list of the chapters and slides:

1. Chapter 1 – The Semiconductor Market
  - 1.1. Chapter Title Slide
  - 1.2. Semiconductor Forecast Methodology
  - 1.3. Worldwide Gross Domestic Product (GDP) Trend (1980 to 2029)
  - 1.4. Worldwide GDP Growth Rate (1980 to 2029)
  - 1.5. GDP Forecast by Region (2009 to 2013)
  - 1.6. GDP Forecast Comments
  - 1.7. Electronics Systems Sales Versus GDP (1980 to 2029)
  - 1.8. Worldwide Electronics Systems Sale Trend (1980 to 2029)
  - 1.9. Electronics Systems Growth Rate (1980 to 2029)
  - 1.10. 2012 Worldwide Electronics Systems Sales Breakout
  - 1.11. PC and Mobile Device Units Trends (1985 to 2017)
  - 1.12. Semiconductor Content
  - 1.13. Semiconductor Versus Electronic Systems (1980 to 2029)
  - 1.14. Worldwide Semiconductor Sales Trend (1980 to 2029)
  - 1.15. Semiconductor Sales Growth Rate (1980 to 2029)
  - 1.16. GDP Versus Electronics Versus Semiconductors (1980 to 2029)
  - 1.17. Semiconductor Units and Bit Growth (1980 to 2029)
  - 1.18. NAND Prospects Versus Hard Disc Drives
  - 1.19. Memory Consolidation
  - 1.20. ASP Trend (1995 to 2029)
  - 1.21. Semiconductor Sales by Region (Headquarters) (1982 to 2012)
  - 1.22. Semiconductor Sales by Where Wafer Fabled (2000 to 2012)
  - 1.23. Integrated Circuit Sales by Region (Sold) (1980 to 2012)
  - 1.24. 2013 Projected Semiconductor Sales by End Use
  - 1.25. Semiconductor Sales by Product (2000 to 2029)
  - 1.26. Sales by Product Comments
  - 1.27. Sourcing Comments

- 1.28. 2012 Worldwide Top Ten Semiconductor Companies
- 1.29. Projecting the Future
- 1.30. Conclusions

## 2. Chapter 2 – Foundry Versus IDM

- 2.1. Chapter Title Slide
- 2.2. Definitions
- 2.3. Internal Versus Foundry Fab
- 2.4. 2012 Foundry Gross Margin and R&D Spending
- 2.5. Internal Versus Foundry Fab 2
- 2.6. Fabless Versus Semiconductor Sales (1998 to 2029)
- 2.7. 2012 Top 10 Foundries
- 2.8. Internal Fab Versus Foundry Fab 3
- 2.9. Wafer Cost Versus Country
- 2.10. Other Foundry Versus IDM Considerations
- 2.11. Foundry Gross Margin % Versus Utilization (TSMC, UMC, SMIC, some Chartered)
- 2.12. Foundry Versus IDM Utilization Trends (TSMC, UMC, SMIC, some Chartered)
- 2.13. Fab Lite
- 2.14. Commentary on Foundry Versus IDM Utilization
- 2.15. Foundry ASP Trends (TSMC 90nm, 65nm, 40nm, 28nm, 20nm and 16nm – 2010 to 2020)
- 2.16. Foundry Node Sales Trends (TSMC by elapsed quarters since introduction for 350nm/250nm, 180nm/150nm, 130nm/110nm, 90nm, 65nm, 40nm, 28nm)
- 2.17. Technology Development Costs Versus Node
- 2.18. Wafer Cost Versus Fab Size
- 2.19. Leading Edge Foundry Outlook
- 2.20. Specialty Foundry
- 2.21. Conclusion

## 3. Chapter 3 – Logic Device Technology

- 3.1. Chapter Title Slide
- 3.2. Logic Device Types
- 3.3. MOSFET Scaling (Constant Electric Field)
- 3.4. MOSFET Scaling 2
- 3.5. MOSFET Saturation Drive Current
- 3.6. Scaling Limitations – Velocity Saturation
- 3.7. Scaling Limitations – DIBL
- 3.8. Scaling Limitations – Off State Leakage
- 3.9. Scaling Limitations – Gate Oxide Leakage
- 3.10. On State Power Consumption
- 3.11. Strain Engineering
- 3.12. Compressive Strain Techniques (PMOS)
- 3.13. Tensile Strain Techniques (NMOS)
- 3.14. Strain Usage (Intel)
- 3.15. Strain Usage (Foundries)
- 3.16. High-k Gate Oxide
- 3.17. High-k Gate Oxide Selection Issues
- 3.18. High-k Gate Material Selection
- 3.19. Interfacial Layers

- 3.20. High-k Gate Oxide Usage by Company
- 3.21. High-k Metal Gates
- 3.22. Dual Metal Gates – Why?
- 3.23. Metal Gate – Candidate Metals
- 3.24. Gate First High-k Metal Gate (HKMG)
- 3.25. Gate Last High-k Metal Gate (HKMG)
- 3.26. Fully Depleted Devices
- 3.27. Full Depleted Silicon on Insulator (FDSOI)
- 3.28. FDSOI Substrate Fabrication
- 3.29. FDSOI Comments
- 3.30. FDSOI Comments 2
- 3.31. FDSOI Roadmap
- 3.32. SiGe PMOS by Ge-Condensation
- 3.33. sSOI Fabrication Process
- 3.34. FinFET
- 3.35. TriGate
- 3.36. Silicon Thickness Comparison (FDSOI versus FinFET versus TriGate)
- 3.37. Multi Gate Channel Doping
- 3.38. Tri Gates (PMOS shown)
- 3.39. Fin Fabrication on Bulk
- 3.40. Multi Gate on SOI
- 3.41. Multi Gate Device Comments
- 3.42. 14nm Score card
- 3.43. High Mobility Channels
- 3.44. Aspect Ratio Trapping
- 3.45. Germanium Fin Formation
- 3.46. High Mobility Channel Integration
- 3.47. High Mobility Channel Integration 2
- 3.48. Roadmap
- 3.49. Cost Considerations
- 3.50. Other Options
- 3.51. Conclusion

#### 4. Chapter 4 – Memory Device Technology

- 4.1. Chapter Title Slide
- 4.2. Memory Hierarchy in Logic Systems
- 4.3. Memory Taxonomy
- 4.4. Production Memory Comparison (DRAM, NAND, NOR, SRAM)
- 4.5. Embedded Memory Comparison (DRAM, NOR, SRAM)
- 4.6. Prototypical Memory Comparison (FeRAM, MRAM, PCRAM, RRAM)
- 4.7. Volatile Memory – SRAM
- 4.8. SRAM 4T Versus 6T Cell
- 4.9. Volatile Memory – DRAM
- 4.10. DRAM Architecture – Folded Bit Line
- 4.11. DRAM Architecture – Open Bit Line
- 4.12. DRAM Capacitor Scaling 1
- 4.13. DRAM Capacitor Scaling 2
- 4.14. DRAM Capacitor Scaling 3

- 4.15. DRAM Capacitor Scaling 4
- 4.16. Capacitor Materials
- 4.17. Cylinder Capacitors
- 4.18. Cylinder Capacitor MESH Formation
- 4.19. DRAM Access Transistor – RCAT
- 4.20. DRAM Access Transistor – Saddle Fin
- 4.21. DRAM Access Transistor - VCT
- 4.22. DRAM Scaling Table - Samsung
- 4.23. DRAM Scaling Issues
- 4.24. Non Volatile Memory – Flash
- 4.25. NAND Versus NOR Flash 1
- 4.26. NOR Interconnect
- 4.27. NAND Versus NOR Flash 2
- 4.28. NAND Versus NOR Flash 3
- 4.29. NAND Scaling table
- 4.30. Flash Scaling Challenges
- 4.31. Planar Flash Structure
- 4.32. 3D Flash
- 4.33. ITRS 3D Flash Layer Forecast
- 4.34. 2D to 3D NAND Transition and Cost
- 4.35. Emerging Memory
- 4.36. FeRAM
- 4.37. MRAM
- 4.38. PCRAM
- 4.39. RRAM
- 4.40. Memory Roadmap
- 4.41. Memory Density by Year
- 4.42. Conclusion

## 5. Chapter 5 – Analog and Discrete Devices

- 5.1. Title Slide
- 5.2. Analog Technology
- 5.3. Analog Market Size
- 5.4. Analog Applications - 1
- 5.5. Analog Applications – 2
- 5.6. Analog Applications – Communications Systems
- 5.7. Analog Modulation
- 5.8. Interfacing Digital and Analog
- 5.9. Analog Applications – Audio ADC
- 5.10. Circuit Requirements
- 5.11. Bipolar Versus MOS for Analog - 1
- 5.12. Bipolar Versus MOS for Analog - 2
- 5.13. Capacitor Quality
- 5.14. Resistor Quality
- 5.15. Analog Manufacturing
- 5.16. Vertical NPN Bipolar 1
- 5.17. Vertical NPN Bipolar 2
- 5.18. BiCMOS

- 5.19. Simple BiCMOS
- 5.20. Standard Buried Collector BiCMOS
- 5.21. Twin Well BiCMOS
- 5.22. Bipolar CMOS DMOS (BCD)
- 5.23. Analog CMOS
- 5.24. Silicon On Insulator (SOI)
- 5.25. Gallium Arsenide (GaAs)
- 5.26. SiGe HBT Cut Off Frequency
- 5.27. IBM SiGe Processes
- 5.28. SiGe HBT
- 5.29. SiGe HBT Implementation
- 5.30. Communications Process Adders
- 5.31. Cell Phone Standards
- 5.32. Cell Phone Block Diagram (iPhone 4)
- 5.33. Discrete Devices
- 5.34. Common Power Devices
- 5.35. Breakdown Voltage
- 5.36. Edge Termination
- 5.37. Power MOSFET Optimization
- 5.38. Low Voltage Power MOSFET
- 5.39. High Voltage Power MOSFET
- 5.40. IGBT
- 5.41. Thyristor
- 5.42. Silicon Carbide (SiC) and Gallium Nitride (GaN)
- 5.43. SiC and GaN On-Resistance
- 5.44. SiC and GaN Substrates
- 5.45. SiC and GaN Devices
- 5.46. SiC and GaN Status and Outlook

## 6. Chapter 6 – Silicon Forecast

- 6.1. Title Slide
- 6.2. Introduction
- 6.3. Standard Silicon Wafer Sizes
- 6.4. Silicon Wafer Types
- 6.5. Worldwide Silicon Demand Versus Semiconductor Revenue (1960 to 2012)
- 6.6. Revenue Versus Silicon Area (1960 to 2029)
- 6.7. Silicon Wafer Size Life Cycle
- 6.8. Silicon Wafer Life Cycle Comments
- 6.9. New Wafer Size Ramp
- 6.10. Silicon Demand Forecast Comments
- 6.11. Worldwide Silicon Demand By Wafer Size (logarithmic plot) (1960 to 2029)
- 6.12. Worldwide Silicon Demand By Wafer Size (linear plot) (1960 to 2029)
- 6.13. Worldwide Silicon Demand By Wafer Size (percentage plot) (1960 to 2029)
- 6.14. Silicon Demand by Wafer Size Profiles (2020 and 2030)
- 6.15. 300mm Capacity By Country (linear plot) (2000 to 2020)
- 6.16. 300mm Capacity By Country (area plot) (2000 to 2020)
- 6.17. Silicon Demand by Products Comments

- 6.18. 300mm Silicon Demand By Product and Year (Line Chart) (2000 to 2029)
- 6.19. 300mm Silicon Demand By Product and Year (Area Chart) (2000 to 2029)
- 6.20. 450mm Silicon Demand By Product and Year (Line Chart) (2000 to 2029)
- 6.21. 450mm Silicon Demand By Product and Year (Area Chart) (2000 to 2029)
- 6.22. Conclusion

## 7. Chapter 7 – Lithography Forecast

- 7.1. Title Slide
- 7.2. Lithography Description
- 7.3. Linewidth Trends
- 7.4. Basic Process
- 7.5. Surface Prime
- 7.6. Coating
- 7.7. Soft Bake
- 7.8. Exposure – 1
- 7.9. Exposure - 2
- 7.10. Exposure – Step and Repeat
- 7.11. Step and Repeat – Die Size Limits
- 7.12. Exposure – Step and Scan – 1
- 7.13. Exposure – Step and Scan - 2
- 7.14. Step and Scan Die Size Limits
- 7.15. Exposure System
- 7.16. Stage Control
- 7.17. Post Exposure Bake
- 7.18. Develop
- 7.19. Hard Bake
- 7.20. Pellicles
- 7.21. Interference
- 7.22. Diffraction
- 7.23. Resolution Limits
- 7.24. Exposing Wavelengths
- 7.25. Photoresist Chemistry – 1
- 7.26. Photoresist Chemistry - 2
- 7.27. Photoresist Chemistry - 3
- 7.28. Excimer Lasers
- 7.29. Numerical Aperture
- 7.30. Immersion Lithography
- 7.31.  $k_1$  Trends
- 7.32.  $k_1$  Limits (approximate)
- 7.33. 1D Versus 2D Layouts
- 7.34. Optical Proximity Correction (OPC)
- 7.35. Off Axis Illumination (OAI) - 1
- 7.36. Off Axis Illumination (OAI) – 2
- 7.37. Source Mask Optimization
- 7.38. Phase Shift Masks (PSM) - 1
- 7.39. Phase Shift Masks (PSM) - 2
- 7.40. Anti Reflective Coatings (ARC) - 1

- 7.41. Anti Reflective Coatings (ARC) – 2
- 7.42. Chemical Shrink
- 7.43. Trim
- 7.44. Lithography Stack Complexity - 1
- 7.45. Lithography Stack Complexity - 2
- 7.46. Image Quality
- 7.47. Lith-Freeze-Litho-Etch (LFLE)
- 7.48. Litho-Etch-Litho-Etch (LELE)
- 7.49. Self Aligned Double Patterning (SADP) – CVD
- 7.50. Self Aligned Double Patterning (SADP) – Spin-On
- 7.51. Cut Masks - 1
- 7.52. Cut Masks - 2
- 7.53. Self Aligned Quadruple Patterning (SAQP)
- 7.54. Directed Self Assembly (DSA) – Polymers
- 7.55. Directed Self Assembly (DSA) – Techniques
- 7.56. Directed Self Assembly (DSA) – Issues
- 7.57. Extreme Ultraviolet (EUV)
- 7.58. EUV System
- 7.59. EUV Photoresist Chemistry
- 7.60. EUV Masks
- 7.61. EUV Roadmap (ASML)
- 7.62. EUV Throughput Challenge
- 7.63. Lithography Cost With and Without EUV
- 7.64. 10nm Cost Versus EUV Throughput
- 7.65. Lithography Roadmap – 1
- 7.66. Lithography Roadmap – 2

## 8. Chapter 8 – 300mm

- 8.1. Title Slide
- 8.2. Previous Wafer Size Transitions
- 8.3. Wafer Area Transitions
- 8.4. Consortia
- 8.5. Joint Venture Fabs
- 8.6. Equipment Development
- 8.7. Equipment Development Cost
- 8.8. Equipment Configuration
- 8.9. Cycle Time
- 8.10. 300mm Versus 200mm Equipment
- 8.11. Fab Changes – Automation
- 8.12. Fab Changes – Equipment Size
- 8.13. First 300mm Fabs
- 8.14. Initial Ramp
- 8.15. Fab Capacity Trends
- 8.16. Average Fab Size by Product (2013)
- 8.17. Wafer Cost Versus Fab Size
- 8.18. Starting Substrate Cost
- 8.19. Cost Savings Versus 200mm
- 8.20. Revenue Required to Support a 300mm Fab

- 8.21. 300mm Capital Efficiency
- 8.22. Technology Cross Over
- 8.23. Cleanroom Size
- 8.24. Capacity by Product
- 8.25. Capacity by Country
- 8.26. Number of Companies With Fabs
- 8.27. Wafer Fab Cost
- 8.28. Capacity Leaders – 2013 – 1
- 8.29. Capacity Leaders – 2013 – 2
- 8.30. Capacity Leaders – 2013 – 3
- 8.31. Capacity Leaders – 2013 – 4
- 8.32. Number of Fabs
- 8.33. Emerging Applications
- 8.34. 450mm Impact

## 9. Chapter 9 – 450mm

- 9.1. Title Slide
- 9.2. Introduction
- 9.3. History
- 9.4. G450C
- 9.5. G450C Current Status
- 9.6. EEMI450
- 9.7. Development Forecast
- 9.8. 450mm Whats New
- 9.9. Starting Material Cost
- 9.10. Starting Material Suppliers
- 9.11. Materials and Utilities Usage
- 9.12. Tool Throughput
- 9.13. Projected Tool Characteristics
- 9.14. Wafer Cost Comparison
- 9.15. Equipment Cost Sensitivity
- 9.16. Equipment Footprint Sensitivity
- 9.17. Consumables Sensitivity
- 9.18. 450mm Fab Scale 1
- 9.19. 450mm Fab Scale 2
- 9.20. 450mm Fab Costs
- 9.21. Wafer Cost
- 9.22. 450mm Production Timing
- 9.23. Early Adopters
- 9.24. Fast Followers
- 9.25. Number of Companies with Fabs
- 9.26. 450mm Ramp – 1
- 9.27. 450mm Ramp – 2
- 9.28. 450mm Ramp Impact

## 10. Chapter 10 – Packaging

- 10.1. Title Slide
- 10.2. Introduction



- 10.3. Assembly and Test Market (2002 to 2012)
- 10.4. Top 10 OSATs 2012
- 10.5. Packaging Options
- 10.6. Packaging Volume by Major Category (1995 to 2012)
- 10.7. Market by Packaging Type 2012
- 10.8. Leadframe Fabrication Process
- 10.9. Multilayer Ceramic Fabrication
- 10.10. Plastic Laminant Fabrication Process
- 10.11. Built Up Substrates
- 10.12. Wafer Thinning
- 10.13. Wafer Mount for Saw
- 10.14. Wafer Sawing
- 10.15. Leadframe - Assembly Process
- 10.16. Leadframe - Die Attach – 1
- 10.17. Leadframe – Die Attach – 2
- 10.18. Leadframe – Wirebond – 1
- 10.19. Leadframe – Wirebond – 2
- 10.20. Leadframe – Molding – 1
- 10.21. Leadframe – Molding – 2
- 10.22. Leadframe – Molding – 3
- 10.23. Leadframe – Singulation – 1
- 10.24. Leadframe – Singulation – 2
- 10.25. Leadframe – Package Cut Away
- 10.26. Substrate – Die Attach
- 10.27. Substrate – Wirebond
- 10.28. Substrate – Encapsulation and Singulation
- 10.29. Flip Chip Mounting Process
- 10.30. Green Packages
- 10.31. Stacked Die
- 10.32. Interposer Fabrication
- 10.33. Interposer Package
- 10.34. Through Silicon Via (TSV) – Via First Process
- 10.35. Through Silicon Via (TSV) – Via Middle Process
- 10.36. Through Silicon Via (TSV) – Via Last Process
- 10.37. Comparison of TSV Options
- 10.38. TSV Challenges
- 10.39. Vertical 3D IC Package

## 11. Chapter 11 – Equipment Market

- 11.1. Title Slide
- 11.2. Introduction
- 11.3. Forecast Methodology
- 11.4. ALD and CVD
- 11.5. ALD
- 11.6. ALD Process
- 11.7. ALD System
- 11.8. ALD Applications
- 11.9. CVD

- 11.10. CVD Processes
- 11.11. CVD Systems
- 11.12. CVD Applications
- 11.13. ALD/CVD Market Leaders
- 11.14. ALD and CVD Forecast (300mm) (2011 to 2016)
- 11.15. CMP
- 11.16. CMP Process – 1
- 11.17. CMP Process – 2
- 11.18. CMP Systems
- 11.19. CMP Applications
- 11.20. CMP Market Leaders
- 11.21. CMP Forecast (300mm) (2011 to 2016)
- 11.22. Dry Etching and Ashing
- 11.23. Dry Etch Process – 1
- 11.24. Dry Etch Process - 2
- 11.25. Dry Etch Systems
- 11.26. Dry Etch Applications
- 11.27. Ashing Process and Systems
- 11.28. Dry Etch Market Share
- 11.29. Dry Etch and Ashing Forecast (300mm) (2011 to 2016)
- 11.30. Exposure Tools
- 11.31. Exposure Process
- 11.32. Exposure Systems
- 11.33. Stage Control
- 11.34. Exposure Applications
- 11.35. Exposure Equipment Price Trend
- 11.36. Exposure Equipment Market Leaders
- 11.37. Exposure System Forecast (300mm) (2011 to 2016)
- 11.38. Ion Implant
- 11.39. Ion Implant Process
- 11.40. Ion Implant Systems
- 11.41. Ion Implant Applications 1
- 11.42. Ion Implant Applications 2
- 11.43. Ion Implant Market Leaders
- 11.44. Ion Implant Forecast (300mm) (2011 to 2016)
- 11.45. Metrology and Inspection
- 11.46. Metrology and Inspection Applications – 1
- 11.47. Metrology and Inspection Applications – 2
- 11.48. Metrology and Inspection Applications – 3
- 11.49. Metrology and Inspection Applications – 4
- 11.50. Metrology and Inspection Market Leaders
- 11.51. Metrology and Inspection Forecast (300mm) (2011 to 2016)
- 11.52. Plating
- 11.53. Plating Process – 1
- 11.54. Plating Process - 2
- 11.55. Plating Systems
- 11.56. Plating Applications
- 11.57. Plating Market Leaders

- 11.58. Plating Forecast (300mm) (2011 to 2016)
- 11.59. PVD
- 11.60. PVD Processes – 1
- 11.61. PVD Processes - 2
- 11.62. PVD Systems
- 11.63. PVD Applications
- 11.64. PVD Market Leaders
- 11.65. PVD Forecast (300mm) (2011 to 2016)
- 11.66. Spin-On
- 11.67. Spin-On Market Leaders
- 11.68. Spin-On Forecast (300mm) (2011 to 2016)
- 11.69. Tracks
- 11.70. Track Processes – 1
- 11.71. Track Processes - 2
- 11.72. Track Systems – 1
- 11.73. Track Systems - 2
- 11.74. Track Applications
- 11.75. Track Market Leaders
- 11.76. Track Forecast (300mm) (2011 to 2016)
- 11.77. Thermal
- 11.78. Thermal Processes
- 11.79. Thermal Systems
- 11.80. Thermal Applications
- 11.81. Thermal Market Leaders
- 11.82. Thermal Forecast (300mm) (2011 to 2016)
- 11.83. Wet Clean and Etch
- 11.84. Wet Clean and Etch Processes
- 11.85. Wet Clean and Etch System Elements
- 11.86. Wet Clean and Etch Systems
- 11.87. Wet Clean and Etch Market Leaders
- 11.88. Wet Clean and Etch Forecast (300mm) (2011 to 2016)
- 11.89. 300mm Equipment Market by Year – Units (2000 to 2029)
- 11.90. 300mm Equipment Market by Year – Dollars (2000 to 2029)
- 11.91. 450mm Equipment Market by Year – Units (2000 to 2029)
- 11.92. 450mm Equipment Market by Year – Dollars (2000 to 2029)
- 11.93. Equipment Breakout (2013 and 2023)
- 11.94. Equipment Versus Semiconductor Revenue (1990 to 2029)
- 11.95. Conclusion

## 12. Chapter 12 – Materials Market

- 12.1. Title
- 12.2. Introduction
- 12.3. Substrates
- 12.4. Czochralski Process
- 12.5. Substrates Process
- 12.6. Substrates Orientation
- 12.7. Substrates 2
- 12.8. Market Segmentation

- 12.9. Segment Trends
- 12.10. Devices Greater than 100nm
- 12.11. Patterning
- 12.12. Patterning Materials for >100nm – 1
- 12.13. Patterning Materials for >100nm – 2
- 12.14. Patterning Materials for >100nm – 3
- 12.15. Patterning Materials for >100nm – 4
- 12.16. Dielectrics
- 12.17. Doping
- 12.18. Photoresist Strip
- 12.19. Predeposition Cleaning
- 12.20. PMD and ILD
- 12.21. Metals
- 12.22. Etching – Wet Etch
- 12.23. Etching – Dry Etch
- 12.24. Materials Market >100nm
- 12.25. Advanced Devices
- 12.26. Cost Per Function Trends (Moore's Law)
- 12.27. Patterning <100nm
- 12.28. Advanced Patterning Materials <100nm
- 12.29. Masks and Reticles
- 12.30. Advanced Binary Reticles
- 12.31. Phase Shift Reticles
- 12.32. EUV Reticles
- 12.33. Advanced Dielectrics
- 12.34. STI and PMD
- 12.35. Strain
- 12.36. ILD and Low k Dielectrics
- 12.37. Implant
- 12.38. Metal Deposition
- 12.39. ALD
- 12.40. PVD
- 12.41. CVD
- 12.42. Electroplating
- 12.43. CMP
- 12.44. Total Materials Market
- 12.45. Packaging for Advanced Devices
- 12.46. Advanced Packaging Materials
- 12.47. TSV
- 12.48. Conclusions 1
- 12.49. Conclusions 2

### 13. Chapter 13 – Wafer Cost

- 13.1. Title Slide
- 13.2. Introduction
- 13.3. Profit and Loss Statement
- 13.4. Cost of Goods Sold (Fabrication)
- 13.5. Wafer Fabrication Cost Map

- 13.6. Starting Wafer Cost Trends – 1
- 13.7. Starting Wafer Cost Trends – 2
- 13.8. Starting Wafer Prices 2013
- 13.9. Direct Labor Hours Per Mask Layer
- 13.10. Direct Labor Rate Trends
- 13.11. Direct Labor Rates 2013
- 13.12. Direct Labor Calculations
- 13.13. Amortization and Depreciation
- 13.14. Depreciation
- 13.15. Capital Cost Trends
- 13.16. Capital Investment
- 13.17. Depreciation Calculation – 28nm Foundry Logic
- 13.18. Depreciation Per Wafer – 28nm Foundry Logic
- 13.19. Equipment Maintenance
- 13.20. Indirect Labor Hour Ratios
- 13.21. Engineer Salaries 2013
- 13.22. Estimating Indirect Labor Rates
- 13.23. Indirect Labor Calculation
- 13.24. Facilities Cost Categories – 1
- 13.25. Facilities Cost Categories – 2
- 13.26. Electric Rate Trends
- 13.27. Natural Gas Rate Trends
- 13.28. Utility Rates 2013
- 13.29. Facilities Cost Versus Country
- 13.30. Facilities Cost Calculation
- 13.31. Monitor Wafers
- 13.32. Consumables 1
- 13.33. Consumables 2
- 13.34. Reticle Costs
- 13.35. Reticle Amortization
- 13.36. Reticle Cost Per Wafer Trends
- 13.37. Consumables Summary
- 13.38. Wafer Yield
- 13.39. Yielded Wafer Cost
- 13.40. Example 28nm Wafer Cost
- 13.41. Fixed Versus Variable Cost
- 13.42. Wafer Cost Versus Utilization
- 13.43. Scaling and Cost
- 13.44. Real Scaling
- 13.45. Intel Scaling Example
- 13.46. Cost Versus Time – 1
- 13.47. Cost Versus Time – 2
- 13.48. Wafer Costs – 20nm and 14nm Options
- 13.49. Wafer Cost Trends – 1
- 13.50. Wafer Cost Trends – 2
- 13.51. Wafer Cost Trends – 3
- 13.52. Die Cost – Effect of a “Shrink Pause”
- 13.53. Conclusion

## 14. Chapter 14 – Facilities

- 14.1. Title
- 14.2. Introduction
- 14.3. Cleanliness Requirements
- 14.4. Yield
- 14.5. Yield Models
- 14.6. Cleanroom Concept
- 14.7. Cleanroom Filters
- 14.8. ISO Cleanroom Standard
- 14.9. Multilevel Cleanroom Design
- 14.10. Mini Environment Pre 300mm
- 14.11. Minienvironment – 300mm
- 14.12. Cleanroom Requirements
- 14.13. Ultrapure Water Systems
- 14.14. Ultrapure Gas Distribution
- 14.15. Ultrapure Chemical Distribution
- 14.16. Exhaust Systems and Abatement
- 14.17. Waste Water Treatment
- 14.18. Fab Changes – Automation
- 14.19. Fab Changes – Equipment Size
- 14.20. Cleanroom Size Versus Output
- 14.21. Utilities Trends
- 14.22. Cost Trends – 1
- 14.23. Cost Trends – 2
- 14.24. Conclusion